A dynamically reconfigurable system can change its configuration during operation, and studies of such systems are being carried out in many fields. In particular, medical technology and aerospace engineering must ensure system safety because any defect will have serious consequences. Model checking is a method for verifying system safety. In this paper, we propose the Dynamic Linear Hybrid Automaton (DLHA) specification language and show a method to analyze reachability for a system consisting of several DLHAs.
Introduction
Dynamically reconfigurable systems can change their configuration during operation.
Such systems are being used in a number of areas [1] - [4] of an apparatus that involves human lives or expensive manufactured goods (e.g., in medical or aerospace engineering). Here, it is very important to guarantee safety. The major methods of checking system safety include simulation and testing; however, it is difficult for them to ensure safety precisely, since large systems can have infinite state spaces. In such a case, model checking that performs exhaustive searches is a more effective method.
In this paper, we propose the Dynamic Linear Hybrid Automaton (DLHA) specification language for describing dynamically reconfigurable systems and provide a reacha-bility analysis algorithm for verifying system safety.
Our Proposal
The target of our research is an embedded system in which a CPU and dynamically reconfigurable hardware, e.g., DRP (Dynamically Reconfigurable Processor) or dynamically reconfigurable FPGA (Field-Programmable Gate Array) [5] [6] operate cooperatively. The DRP is a coarse-grained programmable processor developed by NEC Corporation [4] , and it manages both the power conservation and miniaturization. The DRP is used to accelerate the computations of a general purpose CPU through cooperative operations, and it has the following features:
• Dynamic creation/destruction of functions: when a process occurs, the DRP constitutes a private circuit for processing it. The circuit configuration is released after the process finishes.
• Hybrid property: the operation frequency changes whenever a context switch occurs.
• Parallel execution: the DRP executes several processes on the same board at the same time.
• Queue for communication: the DRP asynchronously receives processing requests from the CPU.
Specification
We devised the following new specification techniques for dynamically reconfigurable systems consisting of CPUs and DRPs:
• We use linear hybrid automata [7] describing changes in the operating frequency.
• We use linear hybrid automata that have creation/destruction events describing dynamic creations and destructions of configuration components.
• We use FIFO queues describing asynchronous communication.
We developed a new specification language (DLHA) based on a linear hybrid automaton with both creation/destruction events and unbounded FIFO queues. DLHA is different from existing research in the following points:
• V. Varshavsky and J. Esparza proposed the GALA (Globally Asynchronous -Locally Arbitrary) modeling approach including timed guards [8] . This approach cannot describe hybrid systems since it is the specification language based on discrete systems. Thus, GALA cannot represent changes in operating frequency.
• S. Minami and others have specified a dynamically reconfigurable system using linear hybrid automata and have verified it by using a model checker, H YT ECH [9] .
Since linear hybrid automata cannot describe changes to the configuration and asynchronous communications, the system has been specified as a static system. Therefore, the specification presented in their work is unsuitable for representing dynamically reconfigurable systems. Moreover, they verified only the schedulability property of the system, whereas we have verified several other properties in our work.
Verification Method
The originality of our work on the verification method is twofold:
• Our method targets systems that dynamically change their configurations, which is something the existing work, such as H YT ECH, has studied. We extend the syntax and semantics of linear hybrid automata with special actions called creation actions and destruction actions. We define a state in which an automaton does not exist and transitions for creation and destruction.
• Our method is a comprehensive symbolic verification for hybrid properties, FIFO queues and creation/destruction of tasks.
Experiments on Verifying Dynamically Reconfigurable Systems
For the experiments, we specified a dynamically reconfigurable embedded system consisting of a CPU and DRP, and verified some of its important features. This is the first time that specification and verification of dynamic changes have been tried in a practical case.
Related Work
Here, we describe related work and how it differs from our work.
• P. C. Attie and N. A. Lynch specified systems whose components are dynamically created/destroyed by using I/O automata [10] . I/O automata cannot describe changes in variables, for example, changes in the clock and operating frequency.
• H. Yamada and others proposed hierarchical linear hybrid automata for specifying dynamically reconfigurable systems [11] . They introduced concepts such as class, object, etc., to the specification language. However, as the scale of the system to be specified increases, the representation and method of analysis in the verification stage tend to be complex.
• B. Boigelot and P. Godefroid specified a communication protocol in terms of finite-state machines and unbounded FIFO buffers (queues), and they verified it [12] .
Since the finite-state machine also cannot describe changes in variables, it is unsuitable in our case.
• A. Bouajjani and others proposed a reachability analysis for pushdown automata and a symbolic reachability analysis for FIFO-channel systems [13] [14] . However, since their analysis don't provide for continuous changes in variables, in languages cannot be used for designing hybrid systems.
Dynamic Linear Hybrid Automaton

Preliminaries
Definition 1 (Constraint). Let V be a finite set of variables. A constraint φ on V is defined as :: , 
Syntax
A dynamic linear hybrid automaton (DLHA) is a tuple ( )
• L is a finite set of locations.
• V is a finite set of (real-valued) variables. 
is an input action that indicates ′  has been destroyed.
-An enqueue action that has the form ! q m denotes enqueueing of message m into a queue q. This action is an internal one, that is, ! q m Act τ ∈ .
-A dequeue action that has the form ? q m denotes dequeueing of message m from the top of q.
× is a finite set of destruction-transitions.
Operational Semantics
A state σ of a DLHA ( )
where l L ∈ is a location, :V ν →  is an assignment called evaluation of variables, and ⊥ denotes an undefined value.
We define the semantics  of the DLHA by ( )
• Σ is a set of states.
• ⇒ is a set of time transitions and discrete transitions.
• 0 σ is the initial state.
The following rules define time and discrete transitions:
Definition 4 (Time transition of a DLHA). For any
Definition 5 (Discrete transition of a DLHA). For an evaluation ν and update expressions
otherwise c x c
• (Creation of a DLHA) For the initial transition
• (Destruction of a DLHA) For any destruction-transition ( )
Dynamically Reconfigurable Systems
To describe an asynchronous communication among DLHAs in a dynamically reconfigurable system (DRS), we use a queue (unbounded FIFO buffer) as a model of the communication channel. We assume that the system performs lossless transmission, so we can let the queue be unbounded.
Syntax of DRS
A dynamically reconfigurable system (DRS)  is defined by a tuple ( )
of DLHAs and a finite set
Semantics of DRS
A state s of a DRS ( )
is a vector of the states of DLHAs. 
, and
An output action is broadcasted to all DLHAs, and a DLHA receiving the action moves by synchronization if the guard condition holds in the state.
• For an internal action a τ ,
, ,
A run (or path) ρ of the system  is the following finite (or infinite) sequence of states. . . 
Example 1 (DLHA and DRS). A DLHA is represented by a directed graph, where each node represents a location and each edge represents a transition. Figure 1 shows a dynamically reconfigurable system  consisting of three DLHAs and one queue.
( ) 3  3  3  3  3 3 03  3 , , 
This system runs as follows:
1) 1  requires 3  to be created from 2  by enqueueing a message, and it waits for the message to return from 3  .
2) When 2  receives the message, it creates 3  .
3) After 3  finishes processing the job, it sends the message to 1  and is destroyed.
4) This system infinitely repeats steps 1) to 3).
For example, (1) shows a run ρ of this system is shown. 
Reachability Analysis
Reachability Problem
We define reachability and the reachability problem for a DRS as follows: 
, we output "yes" if  can reach t l , and "no" otherwise.
Reachability Analysis
Convex Polyhedra
Our method introduces convex polyhedra for the reachability analysis in accordance with [15] .
A polyhedron is convex if it can be defined by a formula which is a conjunction of linear formulae. For a set
 of variables, a convex polyhedron ζ on V is a n-dimensional real space. In particular, we define true and false as 
Algorithm of Reachability Analysis
We define a state s in the reachability analysis as ( )
• ζ is a convex polyhedron.
• w   is a vector of the content of the queues. . Subroutine Succ Figure 3 shows the subroutine Succ to compute the successors of a state. In this algorithm, we make the following assumptions. Let the initial state of  be ( ) 
( )
Tsucc , L ζ is a function that returns a convex polyhedron after performing a time transition on a given set L of locations and a convex polyhedron ζ (line 4). We define this function in accordance with [15] as follows:
Let the set of all variables in the system and their derivatives be 
ii. Compute the convex polyhedron for the discrete transition (line 9) ( ) ( )
, the successor is added to post S (ll.26-27).
The correctness of this algorithm is implied by Lemma 1 and Lemma 2.
Lemma 1. If the algorithm terminates and returns " t l is not reachable", the system  has the safety property. Lemma 2. If this algorithm terminates and returns " t l is reachable", the system  does not hold the safety property.
By definition, all linear hybrid automata are DLHAs. Our system dynamically changes its structure by sending and receiving messages. However, the messages statically determine the structure, and the system is a linear hybrid automaton with a set of queues. It is basically equivalent to the reachability analysis of a linear hybrid automaton. Therefore, the reachability problem of DRSs is undecidable, and this algorithm might not terminate [16] .
Moreover, in some cases, a system will run into an abnormal state in which the length of a queue becomes infinitely long, and the verification procedure does not terminate.
Practical Experiment
Model Checker
We implemented a model checker of DRSs consisting of DLHAs in Java (about 1600 lines of code) by using the LAS, PPL, and QDD external libraries [12] [17]- [19] . For the verification, we input the DLHAs of the system, a monitor automaton, and the error location to the model checker, and it output "yes (reachable)" or "no (unreachable)" ( Figure 5 ). The monitor automaton had a special location (we call it the error location), and checked the system without changing the system's behavior [15] . The monitor automata had to be specified to reach the error location if the system didn't satisfy the properties.
For the specification of the input model, we extended the syntax and semantics of DLHA as follows:
• A transition between locations can have a label asap (that means "as soon as possible"). For a transition labeled asap, a time transition does not occur just before the discrete transition.
• Each DLHA can have constraints and update expressions for the variables of another DLHA in the same system. That is, for each DLHA, invariants, guard conditions, update expressions and flow conditions can be used by all DLHAs.
For example, Figure 6 shows the input file for checking whether the system in Figure 1 reaches the location Execute. 
Specification of Dynamically Reconfigurable Embedded System
A Cooperative System Including CPU and DRP
We have specified a dynamically reconfigurable embedded system consisting of a CPU and DRP for the model described in our previous research [9] . A DRP is a processor that can execute exclusive processes at the same time by dynamically changing the circuit configuration, and it is used to accelerate CPU computations, for example, in image processing and cipher processing. A DRP has computation resources called tiles (or processing elements), and it dynamically sets the context of a process if there are enough free tiles. In addition, a DRP can change the operating frequency in accordance with running processes. In this paper, we assume that the number of tiles and the operating frequency for each process have been set in advance and that the operating frequency of the DRP is always the minimum frequency of the running co-tasks. Figure 7 shows an overview of the system. This system processes jobs submitted from the external environment through the cooperative operation of the CPU and DRP. The CPU Dispatcher creates a task when it receives a call message of the task from the external environment. When a task on the CPU uses the DRP, The CPU Dispatcher sends a message to the DRP Dispatcher. The DRP Dispatcher receives the message asynchronously and creates a co-task (it means "cooperative task") in a first-come, first-served manner if there are enough free tiles. Here, we will assume that this system has two tasks and two co-tasks that have the parameters shown in Table 1 & Table 2 .
The system, whose components are illustrated in Figure 8 , consists of 11 DLHAs and 1 queue. We show part of the state-transition diagram in Figure 9 . The external environment consists of EnvA ( Figure 10 ) and EnvB ( Figure 11 ) that periodically create Figure 7 . Overview of the CPU-DRP embedded system. TaskA ( Figure 12 ) and TaskB ( Figure 13 TaskA and TaskB send a message to The Sender if they need a co-task. The Sender (Figure 15 ) enqueues the message to create a co-task to q when it receives a message from tasks. When TaskA sends Act_Create_a0! and moves to RunA from WaitA, The Sender receives Act_Create_a0? and enqueues cotask_a0 in q with q! cotask_a0.
The DRP_Dispatcher (Figure 16 ) dequeues a message and creates cotask_a0 ( Figure   17 ), cotask_a1 ( Figure 18 ), and cotask_b0 ( Figure 19 ) if there are enough free tiles.
The Frequency_Manager (Figure 20 ) is a module that manages the operating frequency of the DRP. When a DLHA of a co-task is created, The Frequency_Manager moves to the location that sets the frequency to the minimum value.
Other Cases
We have the parameters of the model in subsection 5.2.1 and conducted experiments with it.
• Modified Tasks: We modified the parameters of the tasks on the CPU as shown in Table 3 . Here, the parameters of the co-tasks are the same as those in Table 2 .
• Modified co-tasks: We modified the parameters of the co-tasks on the DRP, as shown in Table 4 . The parameters of the tasks are the same as those in Table 1 . 
Verification Experiment
We verified that the embedded systems described in subsection 5.2 provide the following properties by using monitor automata (Figures 21-25 ). The verification experiment was performed on a machine with an Intel (R) Core (TM) i7-3770 (3.40 GHz) CPU and 16 GB RAM running Gentoo Linux (3.10.25-gentoo).
The experimental results shown in Table 5 indicate that the modified tasks cases and the modified co-tasks cases were verified with less computation resources (memory and time) than were used by the original model. This reduction is likely due to the following reasons:
• Regarding the schedulability of the modified tasks model, the processing time is shorter than that of the original model since the verification terminates if a counterexample is found.
• In the cases of the modified co-tasks, the most obvious explanation is that the statespace is smaller than that of the original model since the number of branches in the search tree (i.e. nondeterministic transitions in this system) is reduced by changing the start timings of the tasks and co-tasks with the parameters.
• In cases other than those of the modified tasks, it is considered that the state-space is smaller than that of the original model because this system is designed to stop processing when a task exceeds its deadline.
Schedulability
Here, schedulability is a property in which each task of the system finishes before its r e − > .
Creation of Co-Tasks
In the embedded system, each co-task must be created before the remaining time in the task calling it reaches its deadline. When the message _ 0 create a is received from task A, the monitor automaton starts counting time for co-task a0. If the waiting time exceeds the deadline of task A before it receives the message _ _ 0 Crt cotask a , the monitor moves to error location. Figure 22 shows The monitor automaton for the case of Table   1 for co-task a0. Monitor automata for co-tasks a1 and b0 can be similarly described. 
Destruction of Co-Tasks
Each co-task must be destroyed before the waiting time reaches its deadline. For the co-task a0, when the message _ _ 0 Crt cotask a is received from the dispatcher DRP_ Dispatcher, the monitor automaton checks the message _ _ 0 Dst cotask a . Figure 23 shows the monitor automaton for the case of Table 2.
Frequency Management
Creating or destroying a co-task, the DRP changes the operating frequency corresponding to the co-tasks being processed. Since this system requires that the frequency is always at the minimum value, the monitor checks whether the frequency manager (Frequency_Manager) moves to the correct location when it receives a message for creating a co-task. For example, when co-task a0 and co-task b0 are running on the DRP, Frequency_Manager must be at location _ _ L Freq b . Figure 24 show the monitor automaton for the case of Table 2 . 
Tile Management
When the DRP receives a message for creating of a co-task and the number of free tiles is enough to process it, the dispatcher creates the co-task. The dispatcher then updates the number of used tiles. The monitor automaton checks whether the number tiles in DRP_Dispatcher is always between 0 and the maximum number, 8 in this case ( Figure   25 ).
Conclusion and Future Work
We proposed a dynamic linear hybrid automaton (DLHA) as a specification language for dynamically reconfigurable systems. We also devised an algorithm for reachability analysis and developed a model checker for verifying the system. Our future research will focus on a more effective method of verification, for example, model checking with CEGAR (Counterexample-guided abstraction refinement) and bounded model checking based on SMT (Satisfiability modulo theories) [20] [21].
